register now
Website Sponsor
Mentor Graphics logo

Program At-a-Glance

Full Conference Paid Attendees
Full Conference Paid Attendees
Full Conference Paid Attendees
OPEN to attendees with Exhibits pass
Tuesday, December 9th
 
Tutorial Track A
Tutorial Track B
Track C
8:00-8:30am
Registration & Continental Breakfast
8:30-9:45am
Tutorial T1A
FPGA-Based System Design
Hands-on Session 1
Embedded Design Featuring LabVIEW Real-Time, LabView FPGA, and CompactRIO
Hands-on Session 2
Synchronous DRAM Interfaces in Xilinx FPGAs
9:45-10:00am
Break
10:10-Noon
Tutorial T1A
FPGA-Based System Design (cont.)
Hands-on Session 1
Embedded Design Featuring LabVIEW Real-Time, LabView FPGA, and CompactRIO (cont.)
Hands-on Session 2
Synchronous DRAM Interfaces in Xilinx FPGAs (cont.)
Noon-1:00pm
Lunch
1:00-3:00pm
Tutorial T1B
Image Processing with FPGAs
Hands-on Session 3 (repeated of session 1)
Embedded Design Featuring LabVIEW Real-Time, LabView FPGA, and CompactRIO
Hands-on Session 4
An Introduction to EDK and the MicroBlaze
3:00-3:20pm
Break
3:20-5:00pm
Tutorial T1B
Image Processing with FPGAs (cont.)
Hands-on Session 3 (repeated)
Embedded Design Featuring LabVIEW Real-Time, LabView FPGA, and CompactRIO (cont.)
Hands-on Session 4
An Introduction to EDK and the MicroBlaze (cont.)
5:00-7:00pm
Wednesday, December 10th
 
Tutorial Track A
Tutorial Track B
Session Track
Exhibits
8:00-8:30am
Registration & Continental Breakfast
  
8:30-9:45am
Tutorial T2A
Getting Your FPGA Application Up and Running
Tutorial T3A
Reconfigurable and High-Performance Computing
OPEN - Session 101
Communications/Networking Applications
9:45-10:00am
Break
10:00-11:10am
Tutorial T2A
Getting Your FPGA Application Up and Running (cont.)
Tutorial T3A
Reconfigurable and High-Performance Computing (cont.)
OPEN - Session 102
DSP Applications
11:20am-Noon
OPEN - Keynote 1
Concept-to-Gates: 2008 and Beyond
Simon Bloch, Mentor Graphics
Noon-2:00pm
Lunch
Exhibits
Open
Noon-2pm
2:00-2:30pm
OPEN - Keynote 2
Tipping Points in Programmable Logic: Is FPGA Design More Complex than ASIC Design
Andrew Dauman, Synopsys
  
2:40-3:40am
Tutorial T2B
Getting Your FPGA Application Done on Time, On-Budget, and Within Specs
Tutorial T3B
FPGA Verification
OPEN - Session 103
Military/Defense/Aerospace Applications
3:40-4:00pm
Break
4:00-5:00am
Tutorial T2B
Getting Your FPGA Application Done on Time, On-Budget, and Within Specs (cont.)
Tutorial T3B
FPGA Verification (cont.)
OPEN - Session 104
Power Issues
5:00-7:00pm
OPEN - All Industry Reception (in Exhibit Hall)
Exhibits
Open
5-7pm
7:00-8:30pm
 
Thursday, December 11th
 
Session Track A
Session Track B
Exhibits
8:00-8:30am
Registration & Continental Breakfast
  
8:30-9:45am
OPEN - Session 201
The Customers Talk Back
Session 202
Applications
9:45-10:00am
Break
10:00-11:10am
OPEN - Session 203
Market Research
Session 204
EDA Tools
11:20am-Noon
OPEN - Keynote 3
Multiprocessing for HIgher Performance and Lower Power
Danny Biran, Altera
Noon-2:00pm
Lunch (in Exhibit Area)
Exhibits
Open
Noon-2pm
2:00-3:30pm
OPEN - Session 205
Top Ten Things You Need to Know about FPGAs Today
 

HomeSummit InfoRegistrationLodging & TravelProgramSeminar/Session DetailsDownload Preview ProgramExhibiting & Sponsorships • Speaker Information
News & InfoPress ReleasesPR OpportunitiesContact UsImages for YouEmail List Signup Privacy PolicyCopyright Notice